Abstract-The single-phase split-source inverter (SSI) is an emerging and attractive topology for a boost dc-ac power conversion system. Such as an inverter features high compactness, although at the expense of high-frequency commutations across the diodes. The corresponding hybrid pulsewidth modulation (PWM) also confines the voltage harmonics to concentrate around the switching frequency and its multiples. This paper proposes a simplified SSI, which is realized by inserting only one power switch into an H-bridge. While generating the ac output, the newly developed PWM strategy ensures the inductor charged with constant duty cycle. When compared to the existing SSIs, it offers the added benefits of reduced switch count, enhanced voltage-boosting gain, reduced output filter requirement, and enhanced power efficiency. Comprehensive steadystate analysis is discussed while simulation and experimental results are subsequently presented to prove the validity of the proposed topology and the PWM strategy.
I. INTRODUCTION
I N MANY dc-ac power conversion systems, the input dc source is below the demanded peak voltage of the ac output [1] , [2] . The boost dc-ac power conversion is therefore undeniably an important research topic of continuously growing importance in power electronics applications.
The main feature of the conventional dc-ac power conversion systems is usually based on two-stage topologies with the deployment of a dc-dc converter in the first stage to boost the voltage across the dc link of an H-bridge [3] - [5] . However, these two-stage topologies experience apparent shortcomings such that they suffer from low efficiency with power loss dis-sipated across both the dc-dc converter and the dc-ac inverter. To this end, there are extensive efforts devoted to increase the power efficiency, with emphasis predominantly given to the improvement of dc-dc converter in the first stage. For instance, the interleaved-type boost converter proposed in [6] and [7] is one of the solutions capable of reducing the inductor current harmonics and thereby ensuring higher efficiency.
Instead of further improving the two-stage topologies, the new research interest is inspired toward the development of single-stage topologies. This new trend has enabled the emergence of a variety design of single-stage topologies with significant efficiency improvement and increased compactness. For example, two back-to-back bidirectional boost dc-dc converter which share a single dc source, with the ac output acquired from the differential voltage between the outputs of converters are proposed [8] , [9] . A major concern of these converters is that sinusoidal varying duty cycle is needed for ac voltage generation, which unavoidably exerts substantial challenges in the design of appropriate control schemes. Complicated controllers such as sliding mode control [8] are often involved. Besides, special consideration must be taken into account to control the inductor current of the converter [10] .
The Z-source inverter (ZSI), on the other hand, is another type of single-stage topology which can be traced back to 2003 [11] . It is established by introducing an impedance network into the dc link. The introduction of ZSI has garnered significant interest, and since then, various impedance networks have been investigated. Comprehensive review of the different impedance networks have been summarized in [12] - [14] . All the existing impedance networks, however, exhibit a common shortcoming. The essential number of passive energy storage components, such as capacitors and inductors in the impedance networks, are relatively large.
Recently, an emerging type of single-stage boost dc-ac topology which features high compactness and requires only a boosting inductor and a dc-link capacitor has been reported. It is referred to as the split-source inverter (SSI). As the name implies, the input dc source is split from the dc link and the voltage is boosted by charging a boosting inductor, as reflected in the configurations depicted in Fig. 1 . The first introduced SSI in Fig. 1(a) utilizes two diodes to connect a boost inductor to an H-bridge [15] - [17] . In the latter attempt, two diodes have been conveniently replaced by a commercially available device which comprises two common-cathode diodes by reconfiguring the input dc source, as shown in Fig. 1(b) [18] . The increased [15] - [17] . (b) Alternative topology enabling the use of two common-cathode diodes in single package (SSI2) [18] . (c) Improved topology (SSI3) [19] .
compactness in this modified SSI, however, comes at the expense of the inevitable need of isolated dc source to isolate the negative terminals of both the dc source and the dc link. Alternatively, Lee and Heng [19] have recently proposed a rather different modification on the original SSI by replacing the two diodes with two power MOSFETs operating in synchronous rectification mode, as depicted in Fig. 1(c) . The replacement of diodes not only contributes to the bidirectional power flow, but also resolves the high commutation frequency issue across the diodes.
It is important to note that the adoption of conventional sinusoidal PWM in all the aforementioned SSIs will result in variable inductor charging duty cycle, which is complicated [19] . When the inductor is charged with variable duty cycle, the inductor current presents some undesirable low-frequency harmonics, rendering an increment of its overall root mean square (rms), which further gives rise to high conduction loss. In this instance, a hybrid modulation of quasi-sinusoidal and constant PWM is preferably adopted [18] , [19] to overcome these drawbacks. However, there is an accompanied constraint such that the harmonics in the output voltage are obliged to concentrate around the switching frequency and its multiples.
Addressing this concern, the aim of this paper is to establish a simplified SSI (S 3 I) topology which retains the attractive features of the existing SSIs with the added benefits of reduced power switch count, enhanced voltage-boosting gain, reduced output power filter requirement, and enhanced power efficiency. This paper is organized as follows. Section II presents the proposed S 3 I with detailed discussion on the steady-state analysis and mathematical derivations. Section III proceeds to summarize a comparison between the proposed S 3 I and the recent SSI topologies. Sections IV and V present the simulation and experimental results, respectively, and finally Section VI draws the conclusion.
II. PROPOSED S 3 I
A. Topology Description and Principle of Operation Fig. 2 illustrates the circuit diagram of the proposed singlephase S 3 I inverter. The existing SSI topology is reconfigured so as to incorporate only an auxiliary power switch into an Hbridge to form a three-switch leg and a half-bridge in parallel connection. The additional terminal introduced in the threeswitch leg is connected to a dc source through an inductor. It is thus apparent that the dc source is split from the inverter dc link. Compared to the SSIs in Fig. 1 , the proposed S 3 I features a reduction in component count. While retaining the bidirectional power flow capability of SSI3, the exclusion of diodes in the proposed circuit configuration also hinders it from experiencing high commutation frequency issue incurred across the diodes, as in the SSI1 and SSI2.
To prevent short circuit across the dc link, three switches in the first leg {S1, S2, S3} must never be ON concurrently. Two out of the three switches need to be turned ON to avoid floating of terminals, i.e., across terminal a and the second terminal of inductor L. Similarly, the two switches in the half-bridge {S4, S5} must not be ON concurrently. In this regard, there are three permitted switching states for the three-switch leg On the other hand, inductor L can only be discharged when v a = v inv . This is attributed to the fact that its discharging current is flowing through terminal a, when both S1 and S2 are ON. Therefore, the maximum inductor discharging duty cycle (or minimum inductor charging duty cycle) is defined by the minimum duty cycle of v a = v inv . technique can be easily implemented in the proposed S 3 I without complicated modifications. It is hence needless to establish a dedicated hybrid modulation of quasi-sinusoidal and constant PWM as in the existing SSI topologies, since the deployment of unipolar-switching technique will suffice. With the hybrid modulation not taken into consideration, harmonics in the output voltage is not obliged to center around the switching frequency and its multiples. Instead, the harmonics in the output voltage concentrate around twice the switching frequency (2f s ) and its multiples. This is apparently an advantage since it indicates lower filter size requirement.
B. PWM and Inverter Gain
Assuming negligible dc-link voltage ripple, the fundamental output voltage of the proposed S 3 I is deduced as
where m =V sin /V tri is the modulation index, and V inv is the average dc-link voltage. In order to achieve voltage boosting, a negative constant reference −V * is inserted between the peak of sinusoidal reference and the peak of triangular carrier to control the charging duty cycle of inductor L, shown as follows:
As inductor L is charged and discharged with constant duty cycle, voltage boosting from input to dc link is not affected by the sinusoidal varying duty cycle upon its ac output generation. Taking volt-second balance across inductor L with continuous current, the dc-dc gain is computed as
The overall gain of the proposed S 3 I can be computed by combining (1) and (3) as follows:
Both m and D allow control freedom for the proposed S 3 I. However, the minimum value of D is constrained byV * =V sin , since inductor L can only be discharged when terminal a is connected to dc link. Consequently, the minimum charging duty cycle for inductor is
If the minimum inductor charging duty cycle is selected, the overall S 3 I gain is given aŝ
An overview of the S 3 I gain as a function of m and D is illustrated in Fig. 5 .
C. High-Frequency and Low-Frequency Ripples
The volt-second balance and charge balance of inductor and capacitor, respectively, are considered for the computation of high-frequency ripple, shown as follows:
where f s is the switching frequency, L is the boost inductor, C is the dc link capacitor, V dc is the input voltage, I L is the average (dc component) inductor current, and D is the inductor charging duty cycle. The instantaneous output power pulsation of the inverter results in a ripple at twice the fundamental frequency. This is best illustrated by analyzing the input and output current of an H-bridge at different load angles, as shown in Fig. 6 . Taking the average input current over a switching period, the low-frequency input current is computed as
where d = |msin(ωt)| represents the duty cycle of |v o |, i in represents the instantaneous input current, and i o represents the instantaneous output (load) current. For unity power factor (PF = 1) shown in Fig. 6(a) , the output current is proportional to the voltage with i in pulsating between 0 and V inv /R. Therefore, the low-frequency input current for unity power factor is
whereÎ o,1 indicates the peak of load current. The equation has clearly shown the existence of a dc component and a double fundamental frequency component which can be extracted by performing Fourier analysis. For inductive load (PF < 1) shown in Fig. 6(b) , the load current is continuous and sinusoidal. Compared to the fundamental output voltage, a phase delay of θ is observed in the load current. With high-switching frequency, the load current is approximately constant for each switching period, i.e., i o (t + T s ) = i o (t). Therefore, the low-frequency input current for PF < 1 can be deduced as
Notice that the low-frequency input current in this instance also consist of a dc component and a double fundamental frequency component similar to that of the unity power factor. Assume that the dc-link capacitor is infinitely large for perfect power decoupling; the double fundamental frequency current is bypassed through the capacitor with ideally zero impedance. Therefore, the peak of the double fundamental frequency dclink voltage can be computed by considering the reactance of dc link as follows:
where ω = 2π50 rad/s and
The existence of the double fundamental frequency voltage across dc-link induces a similar frequency voltage across inductor L. Therefore, the double fundamental frequency inductor current is obtained aŝ
Finally, the overall dc-link voltage ripple and inductor current ripple are
III. COMPARATIVE STUDY
A comparison of the recently presented SSI topologies and the proposed S 3 I is summarized in Table I . Note that the considered SSI topologies are essentially the same from the viewpoints of their topological structures, component count, and voltageboosting gain. Besides, their output voltage harmonics are confined to the switching frequency and its multiples thereof.
SSI2 differs from SSI1 such that it utilizes diodes which are packed into smaller enclosure, gaining advantage in compactness but at the same time incurring an added disadvantage of isolated dc source requirement. Meanwhile, SSI3 differs from SSI1 and SSI2 such that it replaces the two diodes with two MOSFETs. Aside from resolving the complication of high-commutation frequency across diodes, the replacement has made possible bidirectional power flow in the inverter. Similar to SSI3, the proposed S 3 I discards the employment of any diode in the inverter. The merits of SSI3 are thus inherited in the proposed S 3 I. With some topological reconfiguration, the proposed S 3 I manages to save one component count by requiring just five power MOSFETs. Its attainable voltage gain for a given modulation index is twice that of SSI1-SSI3, which appears to be one of its advantages. In addition, the output voltage harmonics concentrate around twice the switching frequency and its multiples, thereby reducing the power filter requirement, i.e., smaller power filter for higher cutoff frequency.
IV. SIMULATION RESULTS

A. Verification of the Proposed S 3 I
Simulation was conducted in MATLAB Simulink to verify the operation of the proposed S 3 I topology. The value of each component is selected based on the available resources for experimental implementation, i.e., C = 4700 μF, L = 11 mH, load resistor = 50 Ω, and load inductor = 100 mH. The input voltage, V dc was set to 30 V and the switching frequency was chosen to be 4 kHz. The minimum charging duty cycle D min was considered such that the inverter can be controlled solely by modulation index according to (6) .
The modulation index m of 0.85 was simulated first to verify the capability of the proposed topology in generating 240 V rms. As seen in Fig. 7 , the average dc-link voltage is boosted to 395 V with the fundamental peak output voltage recorded as 335.5 V. High voltage-boosting gain of approximately 11 is achieved. The spectrum of the output voltage shows that the harmonics are centered in the vicinity of twice the switching frequency (2 × 4 kHz) and its multiples.
Simulation was also repeated to evaluate the output voltage, capacitor-voltage ripple, and inductor-current ripple under varying m, and their corresponding simulated results are recorded and plotted in Figs. 8-10 , respectively. The simulated dc-link voltage ripple and inductor-current ripple are slightly higher than their calculated values. Nonetheless, good agreement between the simulations and calculations confirms the operation of the proposed S 3 I.
B. Comparison Against SSI3 [19]
Simulation was then performed to verify the advantages of the proposed S 3 I with its modulation technique over the SSI3 and its corresponding hybrid PWM [19] . For fair comparison, the results were collected with the simulation settings and component values kept unchanged. It is interesting to point out that SSI3 requires a higher m of 0.92 (calculated using (11) in [19] ), as compared to a lower m of 0.85 in the proposed topology for 240 V rms generation. Fig. 11 reveals that the harmonics of the output voltage for SSI3 are centered in the vicinity of the switching frequency and its multiples. Considering the same switching frequency, this study confirms the superiority of the proposed S 3 I over SSI3 in terms of its smaller power filter requirement. With the input voltage now increased to 150 V to emulate a typical application, Fig. 12 shows the corresponding simulated and calculated voltage gains for both the SSI3 and the proposed S 3 I at different values of m. Note that the ON resistance of power switches used in the experimental prototype were considered in this study as well. Evidently, the proposed S 3 I exhibits significantly higher gain than SSI3 for any particular value of m. This also means that SSI3 requires higher m than the proposed S 3 I in obtaining the same voltage gain. This finding is anticipated, since when referring to (11) in [19] , the voltage gain as a function of modulation index in SSI3 is only m/(1−m), which is half compared with that in the proposed S 3 I [shown in (6)]. A specific voltage gain can always be achieved by operating SSI3 at a rather high m. However, the implication on the efficiency becomes prominent when it is operating at higher m, i.e., lower efficiency at higher m [19] . Fig. 13 compares the power losses and loss distribution among power switches in both topologies under the same operating condition, i.e., input voltage of 150 V, output voltage of 240 V rms and output power of 1 kW. The power losses include the switching and conduction losses which are numerically calculated based on the simulated current and voltage waveforms of each switch under steady-state condition.
One similarity between both topologies is their uneven power loss distribution among switches, implying the need of appropriate heat sink design [20] - [22] for commercial product implementations in the future. In the case of the proposed S 3 I, three switches in the first leg (S1, S2, and S3) generate substantially higher losses than the two switches in half-bridge (S4 and S5). Almost 90% of the power losses are dissipated across the threeswitch leg since it conducts the inductor dc current and the load ac current at the same time, as depicted in Fig. 14. Nonetheless, it shows significantly lower power losses (32.9 W) as compared to SSI3 (51.1 W), thus demonstrating superior power-conversion efficiency and smaller overall heat sink requirement.
Concisely, the simulation studies verified that the proposed S 3 I is superior to SSI3 [19] , i.e., lower power filter requirement, twice voltage gain for a given modulation index, and enhanced power conversion efficiency.
V. EXPERIMENTAL RESULTS
A low power experimental prototype depicted in Fig. 15 was implemented to further verify the operation of the proposed topology. Fig. 16 shows the details of the prototype implementation. The proposed PWM technique was computed in a host PC running MATLAB Simulink equipped with Simulink Desktop Real Time toolbox and the PWM signals were generated through a data acquisition device. Electronic circuitry was used to introduce dead-time to prevent short circuit across the dc link. The circuit diagram of the dead-time generator and its key waveforms are presented in Fig. 16 . All the PWM signals were isolated and amplified by a gate driver circuitry prior to controlling the power MOSFETs. Components used for implementing the S 3 I prototype are summarized in Table II . 17 shows the measured experimental waveforms at m = 0.5. The measured average dc-link voltage was 120 V, confirming a boosting gain of four from dc source to dc link. The measured dc-link voltage ripple of 0.28 V is slightly higher than its calculated value of 0.18 V. The output current is sinusoidal and its peak is recorded as 0.94 A. The peak of fundamental output voltage can be calculated by multiplying the peak of output current and the magnitude of impedance, which is equal to 55.5 V. This confirmed the dc to ac output boosting gain of 1.85, which is slightly less than that from calculation.
A zoomed view into the inductor current shows that the inductor is charged and discharged during each 250 μs period with a constant duty cycle of 0.75 and 0.25, respectively. To further validate the superiority of the proposed PWM technique presented in Fig. 4 , fast Fourier transform (FFT) function of the digital oscilloscope is used to analyze the spectrum of the output voltage, as shown in Fig. 18 . It is evident that the voltage harmonics concentrate around twice the switching frequency, i.e., 8 kHz and its multiples. Next, the prototype is tested for m = 0.6 with a higher load resistance of 228 Ω and its experimental waveforms are shown in Fig. 20 . The measured average dc-link voltage is 234 V with input voltage of 50 V. Hence, the dc-link voltage gain obtained is 4.68, close to the calculated value of five. The output rms voltage and current in this case are 111.88 V and 0.526 A, respectively. Meanwhile, the inductor current ripple and dc-link voltage ripple are 1.2 A and 0.9 V, respectively. Subsequently, the experiment is repeated for m = 0.7 with an input voltage of 45 V and its experimental waveforms are shown in Fig. 21 . The average dc-link voltage is measured to be 265 V, hence achieving dc-link voltage gain of 5.89 as compared to the calculated value of 6.67. Similarly, the prototype exhibits inductor current ripple 
VI. CONCLUSION
In this paper, a simplified topology for SSI was presented. Comprehensive analysis and detailed mathematical derivation were, followed by simulation studies and experimental testing of a low-power prototype. Good agreement among theoretical analysis, simulations, and experiments verified the conceptual validity and operation of the proposed S 3 I. It was superior to the recent SSI topologies in the following manner.
1) It required only five semiconductor power devices.
2) It doubled the voltage-boosting gain for a given modulation index, where the gain of the proposed S 3 I was 2m/(1-m), as opposed to m/(1-m) in other SSI topologies.
3) Its voltage harmonics concentrated around twice the switching frequency and its multiples, as opposed to those that concentrated around the switching frequency and its multiples in other SSI topologies. 4) It reduced power losses for efficiency enhancement. Therefore, the proposed S 3 I is an interesting alternative for single-phase dc-ac power conversion system.
